



Z80 CPU

MICROPROCESSOR INSTANT REFERENCE CARD

Example of reading instruction set tables: ADC A, ... ADC A - entry says to see table; table shows opcode 8F. 4 states, and flag code 'A' which is defined under 'Flag Codes'. ADC HL, BC ... 2 byte opcode is ED, 4A, flag code is H; takes 15 states. CALL C, address ... opcode is DC followed by 2 byte address; flag code is Z; states are described by note 5.

Instruction Set

ADC	A, —	TABLE	A	LD	(IX+d), C	DD71d	Z19
ADC	HL, BC	ED4A	H15	LD	(IX+d), D	DD72d	Z19
ADC	HL, DE	ED5A	H15	LD	(IX+d), E	DD73d	Z19
ADC	HL, HL	ED6A	H15	LD	(IX+d), H	DD74d	Z19
ADC	HL, SP	ED7A	H15	LD	(IX+d), L	DD75d	Z19
ADD	—	TABLE	A	LD	(IX+d), n	DD36dn	Z19
ADD	HL, BC	09	G11	LD	(Y+d), A	FD77d	Z19
ADD	HL, DE	19	G11	LD	(Y+d), B	FD70d	Z19
ADD	HL, HL	29	G11	LD	(Y+d), C	FD71d	Z19
ADD	HL, SP	39	G11	LD	(Y+d), D	FD72d	Z19
ADD	IX, BC	DD09	G15	LD	(Y+d), E	FD73d	Z19
ADD	IX, DE	DD19	G15	LD	(Y+d), H	FD74d	Z19
ADD	IX, HL	DD29	G15	LD	(Y+d), L	FD75d	Z19
ADD	IX, SP	DD39	G15	LD	(Y+d), n	FD36dn	Z19
ADD	IX, BC	FD09	G15	LD	(aa), A	32aa	Z13
ADD	IX, DE	FD19	G15	LD	(aa), BC	ED43aa	Z20
ADD	IX, HL	FD29	G15	LD	(aa), DE	ED53aa	Z20
ADD	IX, SP	FD39	G15	LD	(aa), HL	22aa	Z16
AND	—	TABLE	C	LD	(aa), IX	DD22aa	Z20
AND	HL, BC	05	C	LD	(aa), IY	FD22aa	Z20
AND	HL, DE	15	C	LD	(aa), SP	ED73aa	Z20
AND	HL, HL	25	C	LD	A, (BC)	0A	Z7
AND	HL, SP	35	C	LD	A, (DE)	1A	Z7
CALL	aa	CDaa	Z17	LD	A, (aa)	3Aaa	Z13
CALL	C, aa	DDaa	Z15	LD	A, I	ED57	U9
CALL	M, aa	FDaa	Z15	LD	A, R	ED5F	U9
CALL	NC, aa	D4aa	Z15	LD	A, —	TABLE	Z
CALL	NZ, aa	C4aa	Z15	LD	B, —	TABLE	Z
CALL	P, aa	F4aa	Z15	LD	BC, (aa)	ED4Baa	Z20
CALL	PE, aa	E4aa	Z15	LD	BC, aa	Z	Z10
CALL	PO, aa	E4aa	Z15	LD	C, —	TABLE	Z
CALL	Z, aa	CCaa	Z15	LD	D, —	TABLE	Z
CGF	—	3F	G4	LD	DE, (aa)	ED5Baa	Z20
CP	—	TABLE	B	LD	DE, aa	11aa	Z10
CPD	EDA9	T16	T(1)	LD	E, —	TABLE	Z
CPDR	EDB9	T16	T(1)	LD	H, —	TABLE	Z
CPI	EDC1	T16	T(1)	LD	HL, (aa)	2Aaa	Z16
CPJR	EDB1	T16	T(1)	LD	HL, aa	21aa	Z10
CPL	2F	N4	N4	LD	I, A	ED47	Z9
DAA	(HL)	35	F23	LD	IX, (aa)	DD2Aaa	Z20
DEC	(IX+d)	DD35d	F23	LD	IX, aa	DD21aa	Z14
DEC	(Y+d)	FD35d	F23	LD	IY, (aa)	FD2Aaa	Z20
DEC	A	05	F4	LD	IY, aa	FD21aa	Z14
DEC	B	0B	F4	LD	L, —	TABLE	Z
DEC	BC	0D	F4	LD	R, A	ED4F	Z9
DEC	C	15	F4	LD	SP, (aa)	ED7Baa	Z20
DEC	DE	1D	F4	LD	SP, HL	F9	Z6
DEC	E	25	F4	LD	SP, IX	DDF9	Z10
DEC	HL	2B	F4	LD	SP, IY	DDF9	Z10
DEC	IX	DD2B	Z10	LD	SP, aa	31aa	Z10
DEC	IY	FD2B	Z10	LDD	—	EDA8	R16
DEC	L	2D	F4	LDDR	—	EDB8	S(1)
DEC	SP	3B	F4	LDI	—	EDA0	R16
DI	d	F3	Z4	LDIR	—	EDB0	S(1)
DJNZ	d	10d	Z(2)	NEG	—	ED44	B8
EI	—	Z4	Z4	NOP	—	00	Z4
EX	(SP), HL	E3	Z19	OR	—	TABLE	Z
EX	(SP), IX	DE3	Z23	OTDR	—	EDBB	Q(1)
EX	(SP), IY	FE3	Z23	OTIR	—	EDB3	Q(1)
EX	AF, AF	0B	Z4	OUT	(C), A	ED79	Z12
EX	DE, HL	EB	Z4	OUT	(C), B	ED41	Z12
EXX	—	D9	Z4	OUT	(C), C	ED49	Z12
HALT	—	76	Z4	OUT	(C), D	ED51	Z12
IM	0	ED46	Z8	OUT	(C), E	ED59	Z12
IM	1	ED56	Z8	OUT	(C), H	ED61	Z12
IM	2	ED5E	Z8	OUT	(C), L	ED69	Z12
IN	A, (C)	ED78	W12	OUT	(n), A	DD3n	Z11
IN	A, (n)	DBn	Z11	OUTD	—	EDAB	P16
IN	B, (C)	ED40	W12	OUT1	—	EDA3	P16
IN	B, (n)	DBn	Z11	POP	AF	F1	Z10
IN	C, (C)	ED48	W12	POP	BC	C1	Z10
IN	C, (n)	DBn	Z11	POP	DE	D1	Z10
IN	D, (C)	ED50	W12	POP	HL	E1	Z10
IN	D, (n)	DBn	Z11	POP	IX	DDDE1	Z14
IN	E, (C)	ED58	W12	POP	IY	FDE1	Z14
IN	E, (n)	DBn	Z11	POP	AF	F5	Z11
IN	F, (C)	ED60	W12	PUSH	BC	C5	Z11
IN	F, (n)	DBn	Z11	PUSH	DE	D5	Z11
IN	H, (C)	ED68	W12	PUSH	HL	E5	Z11
IN	H, (n)	DBn	Z11	PUSH	IX	DDDE5	Z15
IN	I, (C)	ED70	W12	PUSH	IY	FDE5	Z15
IN	I, (n)	DBn	Z11	RES	—	TABLE	Z
IN	L, (C)	ED78	W12	RET	C9	Z10	Z10
IN	L, (n)	DBn	Z11	RET	D8	Z(4)	Z(4)
IN	M, (C)	ED80	W12	RET	F8	Z(4)	Z(4)
IN	M, (n)	DBn	Z11	RET	NC	Z(4)	Z(4)
IN	N, (C)	ED88	W12	RET	NZ	Z(4)	Z(4)
IN	N, (n)	DBn	Z11	RET	P	Z(4)	Z(4)
IN	O, (C)	ED90	W12	RET	PE	E8	Z(4)
IN	O, (n)	DBn	Z11	RET	PO	E8	Z(4)
IN	P, (C)	ED98	W12	RET	Z	C0	Z(4)
IN	P, (n)	DBn	Z11	RET	Z	E8	Z(4)
IN	R, (C)	EDA0	W12	RETI	—	ED4D	Z14
IN	R, (n)	DBn	Z11	RETN	—	ED45	Z14
IN	S, (C)	EDB0	W12	RL	—	TABLE	K
IN	S, (n)	DBn	Z11	RLA	—	TABLE	K
IN	T, (C)	EDB8	W12	RLC	—	TABLE	K
IN	T, (n)	DBn	Z11	RLD	—	ED6F	L18
IN	U, (C)	EDC0	W12	RR	—	TABLE	K
IN	U, (n)	DBn	Z11	RRA	—	TABLE	J4
IN	V, (C)	EDC8	W12	RRC	—	TABLE	K
IN	V, (n)	DBn	Z11	RRCA	—	TABLE	J4
IN	W, (C)	EDD0	W12	RRD	—	ED67	L18
IN	W, (n)	DBn	Z11	RST	00H	C7	Z11
IN	X, (C)	EDD8	W12	RST	08H	CF	Z11
IN	X, (n)	DBn	Z11	RST	10H	D7	Z11
IN	Y, (C)	EDE0	W12	RST	18H	DF	Z11
IN	Y, (n)	DBn	Z11	RST	20H	E7	Z11
IN	Z, (C)	EDE8	W12	RST	28H	EF	Z11
IN	Z, (n)	DBn	Z11	RST	30H	FF	Z11
IN	[Flag], (C)	EDF0	W12	RST	38H	FF	Z11
IN	[Flag], (n)	DBn	Z11	SBC	A, —	TABLE	B
IN	[Flag], (HL)	ED42	Z10	SBC	HL, BC	ED42	B
IN	[Flag], (HL), A	77	Z7	SBC	HL, DE	ED52	B
IN	[Flag], (HL), B	70	Z7	SBC	HL, HL	ED62	B
IN	[Flag], (HL), C	71	Z7	SBC	HL, SP	ED72	B
IN	[Flag], (HL), D	72	Z7	SCF	—	37	O4
IN	[Flag], (HL), E	73	Z7	SET	—	TABLE	K
IN	[Flag], (HL), H	74	Z7	SLA	—	TABLE	K
IN	[Flag], (HL), L	75	Z7	SRA	—	TABLE	K
IN	[Flag], (HL), n	36n	Z10	SRL	—	TABLE	K
IN	[Flag], (IX+d), A	DD77d	Z19	SUB	—	TABLE	B
IN	[Flag], (IX+d), B	DD70d	Z19	SUB	—	TABLE	B

A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)		
BIT 0,	CB,47	CB,40	CB,41	CB,42	CB,43	CB,44	CB,45	CB,46	DD, CB, d, 46	FD, CB, d, 46	V
BIT 1,	CB,4F	CB,48	CB,49	CB,4A	CB,4B	CB,4C	CB,4D	CB,4E	DD, CB, d, 4E	FD, CB, d, 4E	V
BIT 2,	CB,57	CB,50	CB,51	CB,52	CB,53	CB,54	CB,55	CB,56	DD, CB, d, 56	FD, CB, d, 56	V
BIT 3,	CB,67	CB,58	CB,59	CB,5A	CB,5B	CB,5C	CB,5D	CB,5E	DD, CB, d, 5E	FD, CB, d, 5E	V
BIT 4,	CB,6F	CB,60	CB,61	CB,62	CB,63	CB,64	CB,65	CB,66	DD, CB, d, 66	FD, CB, d, 66	V
BIT 5,	CB,6F	CB,68	CB,69	CB,6A	CB,6B	CB,6C	CB,6D	CB,6E	DD, CB, d, 6E	FD, CB, d, 6E	V
BIT 6,	CB,77	CB,70	CB,71	CB,72	CB,73	CB,74	CB,75	CB,76	DD, CB, d, 76	FD, CB, d, 76	V
BIT 7,	CB,7F	CB,78	CB,79	CB,7A	CB,7B	CB,7C	CB,7D	CB,7E	DD, CB, d, 7E	FD, CB, d, 7E	V
STATES:	8			12			20				

A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)		
RES 0,	CB,87	CB,80	CB,81	CB,82	CB,83	CB,84	CB,85	CB,86	DD, CB, d, 86	FD, CB, d, 86	Z
RES 1,	CB,8F	CB,88	CB,89	CB,8A	CB,8B	CB,8C	CB,8D	CB,8E	DD, CB, d, 8E	FD, CB, d, 8E	Z
RES 2,	CB,97	CB,90	CB,91	CB,92	CB,93	CB,94	CB,95	CB,96	DD, CB, d, 96	FD, CB, d, 96	Z
RES 3,	CB,9F	CB,98	CB,99	CB,9A	CB,9B	CB,9C	CB,9D	CB,9E	DD, CB, d, 9E	FD, CB, d, 9E	Z
RES 4,	CB,A7	CB,A0	CB,A1	CB,A2	CB,A3	CB,A4	CB,A5	CB,A6	DD, CB, d, A6	FD, CB, d, A6	Z
RES 5,	CB,AF	CB,A8	CB,A9	CB,AA	CB,AB	CB,AC	CB,AD	CB,AE	DD, CB, d, AE	FD, CB, d, AE	Z
RES 6,	CB,B7	CB,B0	CB,B1	CB,B2	CB,B3	CB,B4	CB,B5	CB,B6	DD, CB, d, B6	FD, CB, d, B6	Z
RES 7,	CB,BF	CB,B8	CB,B9	CB,BA	CB,BB	CB,BC	CB,BD	CB,BE	DD, CB, d, BE	FD, CB, d, BE	Z
SET 0,	CB,C7	CB,C0	CB,C1	CB,C2	CB,C3	CB,C4	CB,C5	CB,C6	DD, CB, d, C6	FD, CB, d, C6	Z
SET 1,	CB,CF	CB,C8	CB,C9	CB,CA	CB,CB	CB,CC	CB,CD	CB,CE	DD, CB, d, CE	FD, CB, d, CE	Z
SET 2,	CB,D7	CB,D0	CB,D1	CB,D2	CB,D3	CB,D4	CB,D5	CB,D6	DD, CB, d, D6	FD, CB, d, D6	Z
SET 3,	CB,DF	CB,D8	CB,D9	CB,DA	CB,DB	CB,DC	CB,DD	CB,DE	DD, CB, d, DE	FD, CB, d, DE	Z
SET 4,	CB,E7	CB,E0	CB,E1	CB,E2	CB,E3	CB,E4	CB,E5	CB,E6	DD, CB, d, E6	FD, CB, d, E6	Z
SET 5,	CB,EF	CB,E8	CB,E9	CB,EA	CB,EB	CB,EC	CB,ED	CB,EE	DD, CB, d, EE	FD, CB, d, EE	Z
SET 6,	CB,FF	CB,F0	CB,F1	CB,F2	CB,F3	CB,F4	CB,F5	CB,F6	DD, CB, d, F6	FD, CB, d, F6	Z
SET 7,	CB,FF	CB,F8	CB,F9	CB,FA	CB,FB	CB,FC	CB,FD	CB,FE	DD, CB, d, FE	FD, CB, d, FE	Z
STATES:	8			15			23				

A(8)	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)		
RLC	CB,07	CB,00	CB,01	CB,02	CB,03	CB,04	CB,05	CB,06	DD, CB, d, 06	FD, CB, d, 06	K
RRC	CB,0F	CB,08	CB,09	CB,0A	CB,0B	CB,0C	CB,0D	CB,0E	DD, CB, d, 0E	FD, CB, d, 0E	K
RL	CB,17	CB,10	CB,11	CB,12	CB,13	CB,14	CB,15	CB,16	DD, CB, d, 16	FD, CB, d, 16	K
RR	CB,1F	CB,18	CB,19	CB,1A	CB,1B	CB,1C	CB,1D	CB,1E	DD, CB, d, 1E	FD, CB, d, 1E	K
SLA	CB,27	CB,20	CB,21	CB,22	CB,23	CB,24	CB,25	CB,26	DD, CB, d, 26	FD, CB, d, 26	K
SRA	CB,2F	CB,28	CB,29	CB,2A	CB,2B	CB,2C	CB,2D	CB,2E	DD, CB, d, 2E	FD, CB, d, 2E	K
SRL	CB,37	CB,30	CB,31	CB,3A	CB,3B	CB,3C	CB,3D	CB,3E	DD, CB, d, 3E	FD, CB, d, 3E	K
STATES:	8			15			23				

Flag Codes

C	Z	P	V	S	N	H
A	C	Z	V	S	N	H
B	C	Z	V	S	0	1
C	0	Z	P	S	0	1
D	0	Z	P	S	0	0
E	=	Z	V	S	0	H
F	=	Z	V	S	1	H
G	Z	=	=	=	0	U
H	C	Z	=	=	0	U
I	C	Z	=	=	1	U
J	C	Z	=	=	0	0
K	L	Z	P	S	0	0
L</						



Z80 CPU MICROPROCESSOR INSTANT REFERENCE CARD

LSD →

Single-Byte-Opcode to Instruction Conversion

Table mapping single-byte opcodes (0-FF) to instructions. Columns include opcode, instruction name, and operand details.

Multi-Byte-Opcode to Instruction Conversion

Table mapping multi-byte opcodes (e.g., ED40-EDFF) to instructions like IN, OUT, LD, ST, etc.

Hex and Decimal Conversion

Hex and decimal conversion table with LSD → and columns 0-15 for hex and 0-15 for decimal.

100% PLASTIC

MICRO CHARTS: Z80, 6502-65XX, 8080-8085, 8086-8088, 8048 Family, 54/7400 TTL pinouts, BASIC Algorithms, Wordstar, Electronic Components, Sampling Statistics, C Language.

Mnemonics (© 1977) listed with the required written consent of Zilog, Inc. No part of this publication shall be reproduced in any form without written permission of Micro Logic. "Z80" and "Zilog" are trademarks of Zilog, Inc. with whom Micro Logic is not associated.

INSTANT ACCESS

© 1981

Powers of Two

Table of powers of two from 2^1 to 2^24.

Unsigned Comparisons

Table of unsigned comparison instructions: A < B, A <= B, A = B, A > B, A >= B.

YES represents label for code to be executed if condition is true. Internally, A-B is computed to determine flags as for 'SUB B'.

① Requires both instructions.

ASCII Character Set

ASCII character set table with MSD and LSD columns and characters 0-127.

Status Flags

Status flag table with MSB and LSB columns and flags S, Z, H, P/V, N, C.

Interrupts and Reset

Text describing falling edge sensitive NMI, interrupt modes (MODE 0, 1, 2), and reset mechanisms.

General Instruction Description (except shifts)

General instruction descriptions for ADC, ADD, BIT, CALL, etc., including operand and effect details.

Registers

Register table showing main, alternate, and special registers: A, F, I, R, B, C, B', C', INDEX IX, D, E, D', E', INDEX IY, H, L, H', L', STCK PTR SP, PGRM CTR PC.